

Logic Synthesis and Automation for Memristive Memory Processing Unit

Shahar Kvatinsky

Viterbi Faculty of Electrical Engineering
Technion – Israel Institute of Technology

EPFL Workshop on Logic Synthesis and Emerging Technologies
September 2017





ARCHITECTURES
SYSTEMS
INTELLIGENT COMPUTING
INTEGRATED CIRCUITS



The External Memory Wall Problem

von Neumann (Architecture) Bottleneck




A bottleneck for both throughput and power!

And an Energy Bottleneck

Operation (16-bit operand)	Energy/Op (45 nm)	Cost (vs. Add)
Add operation	0.18 pJ	1X
Load from on-chip SRAM	11 pJ	61X
Send to off-chip DRAM	640 pJ	3,556X

Processing “In-Memory” (PIM)



Reducing Data Movement



Processing “In-Memory” (PIM)

Reducing Data Movement

Prior Art



Data transfer is still required
to/from DRAM and PUs

M. Gokhale et al., “Processing in memory: the Terasys massively parallel PIM array,” *Computer*, 1995


M. Oskin et al., “Active pages: A computation model for intelligent memory,” *Comput. Archit. News*, 1998

D. Elliott et al., “Computational ram: Implementing processors in memory,” *IEEE Des. Test*, 1999

P. Drugosch et al., “An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing,” *IEEE TPDS*, 2014

Real Computing within the Memory


Beyond von Neumann Architecture



mMPU: Solving the von Neumann Bottleneck

Moving from DRAM to memristive memory

mMPU: performing computation *USING* the memristive memory cells




Agenda

- The need for non-von Neumann architectures
- **Memristive technologies**
- Memristive MPU (mMPU) architecture
- mMPU logic synthesis and automation
- Summary

Memristors

Emerging Nonvolatile Memory Technologies

Resistive RAM (RRAM)



SanDisk®

SONY




winbond

Panasonic

SK hynix

TOSHIBA
Crossbar

STT MRAM



HITACHI




TOSHIBA

QUALCOMM



Phase Change Memory (PCM)



IBM


ST

Micron


SK hynix

Memristor – Memory Resistor

Resistor with Varying Resistance



Decrease resistance



Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- **Memristive MPU (mMPU) architecture**
- mMPU logic synthesis and automation
- Summary

MAGIC – Memristor Aided LoGIC

Example of MAGIC NOR


Initialize OUT to R_{ON}

R_{ON} = Logic '1'


R_{OFF} = Logic '0'

IN ₁	IN ₂	NOR
0	0	1
0	1	0
1	0	0
1	1	0


$R_{OFF} \gg R_{ON}$




Real MAGIC




Jung et al., Nano Research, July 2017



Logic-in-Memory
on Textile




Bae et al., Nano Letters (accepted)




 **ASIC²**  **winbond**
Our lab (HfOx based)


MAGIC NOR in a Crossbar



MAGIC NOR in a Crossbar




MAGIC NOR in a Memristive Memory




Parallelism
↓
SIMD


Hierarchy of Logical Functions




mMPU μArchitecture




mMPU μArchitecture



mMPU μArchitecture




mMPU μArchitecture




Issues Involved in mMPU Architecture


Memory Design



Periphery Design



mMPU Controller Design and Optimization




Applications

Programming Model



Software

Real-PIM-System




Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- Memristive MPU (mMPU) architecture
- **mMPU logic synthesis and automation**
- Summary

mMPU Controller

Design and Automation


- Supports regular memory operations
- Optimized logic flow:
 - Parallelism (in-array and banks)
 - Cost function (latency, area, energy)
- Real-time memory mapping




Exploit Parallelism

- Reducing the number of gates is not enough
- Mapping determines the possible parallelism

2 gates in 1 step




2 gates in 2 steps




SIMPLE MAGIC

Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC




- Both reducing the number of gates and mapping into the memristive memory

SIMPLE MAGIC




SIMPLE MAGIC



Variables


- For every gate j :
 - Locations (rows/columns):
 - $C_{A_j}, C_{B_j}, C_{E_j}, R_{A_j}, R_{B_j}, R_{E_j}$
 - Clock cycle of execution: T_j



Optimization Function



$$\text{Latency}_{best\ mapping} = \min\{\max_j\{T_j\}\}$$

Constraints - Locations




- I/Os of each gate have to be located in the same row and different columns, or vice versa
- For every gate j :



$$[(C_{A_j} = C_{B_j} = C_{E_j}) \cap (R_{A_j} \neq R_{B_j} \neq R_{E_j})] \cup [(C_{A_j} \neq C_{B_j} \neq C_{E_j}) \cap (R_{A_j} = R_{B_j} = R_{E_j})]$$




Constraints - Locations



- Simultaneous execution of different gates only when they are aligned in the rows/columns





SIMPLE MAGIC




1 Bit Full Adder

Spatial Independent Execution Sequence




SIMPLE MAGIC




1 Bit Full Adder

Location Specific Execution Sequence



Experimental Results




Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- Memristive MPU (mMPU) architecture
- mMPU logic synthesis and automation
- **Summary**

mMPU – Huge Potential for Real Processing In-Memory

- Orders of magnitude better performance & energy
- SIMPLE MAGIC – mMPU controller design
- Current work:
 - Reducing the running time of SIMPLE
 - Extending the optimization functions
 - Real-time mapping



Thanks!



ARCHITECTURES
SYSTEMS
INTELLIGENT COMPUTING
INTEGRATED CIRCUITS



משרד המדע
ותכנולוגיה

Israel Ministry
of Science and
Technology



TCE
technion computer engineering center



Intel Collaborative Research Institute
Computational Intelligence



Advanced Circuit
Research Center ACRC



CISCO

רשות החדשנות
Israel Innovation
Authority



United States – Israel
Binational Science Foundation