

Logic Synthesis and Automation for Memristive Memory Processing Unit



Shahar Kvatinsky

Viterbi Faculty of Electrical Engineering
Technion – Israel Institute of Technology

EPFL Workshop on Logic Synthesis and Emerging Technologies
September 2017



The External Memory Wall Problem von Neumann (Architecture) Bottleneck




A bottleneck for both throughput and power!

And an Energy Bottleneck

Operation (16-bit operand)	Energy/Op (45 nm)	Cost (vs. Add)
Add operation	0.18 pJ	1X
Load from on-chip SRAM	11 pJ	61X
Send to off-chip DRAM	640 pJ	3,556X

Processing “In-Memory” (PIM)


Reducing Data Movement



Processing “In-Memory” (PIM)

Reducing Data Movement

Prior Art



Data transfer is still required to/from DRAM and PUs

M. Gokhale *et al.*, “Processing in memory: the Terasys massively parallel PIM array,” *Computer*, 1995


M. Oskin *et al.*, “Active pages: A computation model for intelligent memory,” *Comput. Archit. News*, 1998

D. Elliott *et al.*, “Computational ram: Implementing processors in memory,” *IEEE Des. Test*, 1999

P. Dlugosch *et al.*, “An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing,” *IEEE TPDS*, 2014

Real Computing within the Memory


Beyond von Neumann Architecture



mMPU: Solving the von Neumann Bottleneck

Moving from DRAM to memristive memory

mMPU: performing computation *USING* the memristive memory cells




Agenda

- The need for non-von Neumann architectures
- **Memristive technologies**
- Memristive MPU (mMPU) architecture
- mMPU logic synthesis and automation
- Summary

Memristors

Emerging Nonvolatile Memory Technologies

Resistive RAM (RRAM)



SanDisk® SONY




winbond

Panasonic

TOSHIBA

Crossbar

STT MRAM



HITACHI




TOSHIBA

QUALCOMM®



Phase Change Memory (PCM)




IBM




Memristor – Memory Resistor

Resistor with Varying Resistance



Decrease resistance



Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- **Memristive MPU (mMPU) architecture**
- mMPU logic synthesis and automation
- Summary

MAGIC – Memristor Aided LoGIC


Example of MAGIC NOR

Initialize OUT to R_{ON}



$R_{OFF} \gg R_{ON}$

R_{ON} = Logic '1'
 R_{OFF} = Logic '0'


IN ₁	IN ₂	NOR
0	0	1
0	1	0
1	0	0
1	1	0



Real MAGIC




Logic-in-Memory on Textile




Jung et al., Nano Research, July 2017

Bae et al., Nano Letters (accepted)




ASIC² *winbond*
Our lab (HfOx based)


MAGIC NOR in a Crossbar



MAGIC NOR in a Crossbar



MAGIC NOR in a Memristive Memory



Parallelism



SIMD

Hierarchy of Logical Functions

Matrix multiplication Convolution

MUL POW SQRT DIV


ADD NOR AND SUB

NOT XOR OR COPY NAND


MAGIC - NOR

**Complete
logic family**


mMPU μ Architecture




mMPU μ Architecture



mMPU μ Architecture




mMPU μ Architecture




Issues Involved in mMPU Architecture


Memory Design




Peripheral Design



Programming Model




Real-PIM-System



```
01110011 01100101 01110010 01
01100101 01110010 00100000 01
01101000 01100001 01110100 00
01100100 01101001 01110011 01
01110010 01101001 01100010 01
01110100 01100101 01110011 00
01101001 01101110 01100011 01
01101101 01101001 01101110 01
01100001 01101110 01111001 00
01101001 01101110 01100011 01
00100000 01101101 01100101 01
01110011 01100001 01100111 01
01110011 00100000 01110100 01
00100000 01100001 01101100 01
00011011 00010101 00100000 00
```

mMPU Controller Design and Optimization



Software




Applications

Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- Memristive MPU (mMPU) architecture
- **mMPU logic synthesis and automation**
- Summary

mMPU Controller Design and Automation


- Supports regular memory operations
- Optimized logic flow:
 - Parallelism (in-array and banks)
 - Cost function (latency, area, energy)
- Real-time memory mapping




Exploit Parallelism

- Reducing the number of gates is not enough
- Mapping determines the possible parallelism

2 gates in 1 step




2 gates in 2 steps



SIMPLE MAGIC

Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC



- Both reducing the number of gates and mapping into the memristive memory

SIMPLE MAGIC

Customized
standard cell
library (.genlib)

```
GATE inv  
GATE nor2  
:  
:
```



**ABC
Synthesis
Tool**

NOR and NOT
netlist (.v)

In-memory
computation
constraints



**Performance
Optimization**




Spatial
independent
execution
sequence

Addresses
constraints




**Real-time
Address
Mapping**

Location
specific
execution
sequence




Logic function
(.blif)

SIMPLE MAGIC



Variables


- **For every gate j :**
 - Locations (rows/columns):
 - $C_{A_j}, C_{B_j}, C_{E_j}, R_{A_j}, R_{B_j}, R_{E_j}$
 - Clock cycle of execution: T_j



Optimization Function



$$\mathbf{Latency}_{best\ mapping} = \mathbf{min}\{\mathbf{max}_j\{T_j\}\}$$

Constraints - Locations




- I/Os of each gate have to be located in the same row and different columns, or vice versa
- For every gate j :



$$\left[(C_{A_j} = C_{B_j} = C_{E_j}) \cap (R_{A_j} \neq R_{B_j} \neq R_{E_j}) \right] \cup \left[(C_{A_j} \neq C_{B_j} \neq C_{E_j}) \cap (R_{A_j} = R_{B_j} = R_{E_j}) \right]$$




Constraints - Locations



- Simultaneous execution of different gates only when they are aligned in the rows/columns





SIMPLE MAGIC




1 Bit Full Adder

Spatial Independent Execution Sequence

	column 1	column 2	column 3	column 4	column 5
row 1			C_{in} A1	E1 A8	
row 2	A A2	B A3		E7 B8	
row 3				E11	
row 4				E9 B11	
row 5				B9	
row 6				E6 A7 A9	
row 7	A A5	B B5		E5 B6	
row 8	E2 A4	E3 B4		E4 A6 A10	
row 9				E8 B10 A11 A12	E12 C_{out}
row 10				E10 S	




SIMPLE MAGIC




1 Bit Full Adder

Location Specific Execution Sequence




 – *occupied cells*

 – *available cells*

 – *Location for 1Bit Full Adder
(10 rows X 5 columns)*

Experimental Results



Agenda

- The need for non-von Neumann architectures
- Memristive technologies
- Memristive MPU (mMPU) architecture
- mMPU logic synthesis and automation
- **Summary**

mMPU – Huge Potential for Real Processing In-Memory


- Orders of magnitude better performance & energy
- SIMPLE MAGIC – mMPU controller design
- Current work:

– Reducing the running time of SIMPLE



– Extending the optimization functions

– Real-time mapping



Thanks!

ASIC² ARCHITECTURES
SYSTEMS
INTELLIGENT COMPUTING
INTEGRATED CIRCUITS



משרד המדע
והטכנולוגיה

Israel Ministry
of Science and
Technology

